Please type a plus sign (+) inside this box → [+]

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No.	79,812
First Inventor or Application Identifier	Summers
Title	CMOS DEVICES HARDENED AGAINST TOTAL DOSE RADIATION EFFECTS
Express Mail Label No.	

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. [X] * Fee Transmittal Form *(e.g., PTO/SB/17)*
(Submit an original and a duplicate for fee processing)

2. [X] Specification [Total Pages 13]
(preferred arrangement set forth below)
- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings *(if filed)*
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. [X] Drawing(s) *(35 U.S.C. 113)* [Total Sheets 5]

4. Oath or Declaration [Total Pages 18]
a. [X] Newly executed (original or copy)
b. [ ] Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 16 completed)
i. [ ] DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

** NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).*

5. [ ] Microfiche Computer Program *(Appendix)*

6. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
a. [ ] Computer Readable Copy
b. [ ] Paper Copy (identical to computer copy)
c. [ ] Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. [ ] Assignment Papers (cover sheet & document(s))
8. [ ] 37 C.F.R.§3.73(b) Statement *(when there is an assignee)* [ ] Power of Attorney
9. [ ] English Translation Document *(if applicable)*
10. [ ] Information Disclosure Statement (IDS)/PTO-1449 [ ] Copies of IDS Citations
11. [ ] Preliminary Amendment
12. [X] Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
13. [ ] * Small Entity Statement(s) *(PTO/SB/09-12)* [ ] Statement filed in prior application, Status still proper and desired
14. [ ] Certified Copy of Priority Document(s)
(if foreign priority is claimed)
15. [X] Other: Notice of filing with missing parts

16. **If a CONTINUING APPLICATION,** *check appropriate box, and supply the requisite information below and in a preliminary amendment.*
[ ] Continuation [ ] Divisional [ ] Continuation-in-part (CIP) of prior application No. _____/_____
Prior application information: Examiner _____ *Group / Art Unit:* _____
For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

[ ] *Customer Number or Bar Code Label* *(Insert Customer No. or Attach bar code label here)* or [X] *Correspondence address below*

Name					
Address	Code 1008.2, Naval Research Laboratory				
	4555 Overlook Ave., S.W.				
City	Washington	State	D.C.	Zip Code	20375-5320
Country	USA	Telephone		Fax	202-404-7380

Name (Print/Type)	Barry A. Edelberg	Registration No (Attorney/Agent)	31,012
Signature	[signature] for BAE	Date	7/12/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

Navy Case No. 79,812

APPLICATION FOR LETTERS PATENT

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT Geoffrey Summers, Michael Xapsos, and Eric Jackson
citizen(s) of the United States of America,
and resident(s) of Highland, MD, Alexandria, VA, and Bowie MD
has(have) invented certain new and useful improvements in

CMOS DEVICES HARDENED AGAINST TOTAL DOSE RADIATION

of which the following is a specification:

Prepared by: John J. Karasek
Reg. No. 36,182
Phone (202) 404-1552

CMOS DEVICES HARDENED AGAINST TOTAL DOSE RADIATION EFFECTS

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates generally to CMOS devices and circuits, and more particularly to methods and apparatus for hardening the same against total dose radiation effects.

Description of the Related Art

Radiation can have harmful effects on microelectronics. For years, practitioners have studied the various ways that different types of radiation affect microelectronics, and have attempted to devise ways of eliminating or at least mitigating the problems that these various types of radiation can create for microelectronics. Three major types of ionizing radiation-induced effects are generally recognized as potential interferents with integrated circuits: total dose effects, dose-rate effects, and soft errors (a.k.a. single event effects). Other non-ionizing radiation effects are also well-documented.

Single event effects occur when a high energy particle (such as a cosmic ray, proton, or neutron) changes the state of a particular device in an integrated circuit, thereby causing a loss of information. Single event effects are localized to a particular region of an integrated circuit.

Dose rate effects are caused by the exposure of an entire integrated circuit to a flood of radiation, typically x- or γ-rays. These are typically related to a short burst (ns to ms) of high intensity radiation, such as that emitted by a nuclear detonation. Such exposure can cause temporary, and in some cases permanent, failure in integrated circuits.

Total dose effects in CMOS and NMOS devices are related to the permanent failure of an integrated circuit caused by an accumulation of radiation dose. Such failure results from the trapping of holes produced by ionizing radiation in the insulating SiO_2 region. This can occur in either the gate oxide or the field oxide regions. In modern devices with very thin gate oxides it is far more likely to be the latter. As the name suggests, total dose effects are related to the entire exposure history of integrated circuits--when the total dose exceeds some threshold value, circuit failure is observed. This cumulative nature of total dose effects distinguishes them from single event effects and dose rate effects, which are related instead to short term, transient, phenomena.

For modern commercial CMOS devices, it is known that total dose failure is caused by radiation-generated holes becoming trapped in the field oxide. With increasing dose, a region under the field oxide of the n-channel transistor becomes inverted between the source and the drain, resulting in parasitic leakage currents. Note that the NMOS transistors are the most sensitive part of the CMOS circuit to total dose effects.

Efforts have been made to harden CMOS devices and circuits against total dose effects. Methods include implanting ions into and under oxide layers, introducing defects into oxide layers, and thinning oxide layers. However, because of their invasive nature they are difficult to implement

with acceptable device yields. Moreover, these methods all add complex steps to the manufacturing process.

SUMMARY OF THE INVENTION

Accordingly, it is an object of this invention to provide a simple, cost effective method for mitigating total dose effects in CMOS circuits.

It is a further object of this invention to achieve this mitigation without changing the layer structure of the device, such as layer thinning, implantation, or damaging the layers, so that the high performance of the circuit is maintained.

These and additional objects of the invention are accomplished by the structures and processes hereinafter described.

An aspect of the present invention is a CMOS or NMOS device having one or more n-channel FETs disposed on a substrate, the device being resistant to total dose radiation failures, the device further including a negative voltage source, for applying a steady negative back bias to the substrate of the n-channel FETs to mitigate leakage currents in the device, thereby mitigating total dose radiation effects.

Another aspect of the present invention is a method for operating a CMOS or NMOS device to resist total dose radiation failures, the device having one or more n-channel FETs disposed on a substrate, including the steps: (a) disposing the CMOS or NMOS device in a radiation environment, the radiation environment delivering a dose on the order of tens or hundreds of krad (Si) over the

period of use of the CMOS device; and (b) applying a steady negative back bias to the substrate of the NMOS FETs, at a voltage for mitigating leakage currents about the n-channel FETs.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete appreciation of the invention will be obtained readily by reference to the following Description of the Preferred Embodiments and the accompanying drawings in which like numerals in different figures represent the same structures or elements, wherein:

FIG. 1 is a cross-section diagram of an NMOS transistor according to the invention.

FIGS. 2 through 5 plot drain currents versus gate voltages of a device according to the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

To date, most efforts at reducing total dose effects in CMOS devices have been directed at mitigating the effect of total dose radiation on gate oxide layers. However, as transistors have become smaller, the effect of total dose radiation in the field oxide and edge regions has become more important than total dose effects in the gate oxide. This is because modern gate oxides are now so thin, and are anticipated to become even thinner, that irradiation has a greatly reduced effect on their properties. Accordingly, new approaches are needed.

The present invention fits these needs, since it operates to mitigate leakage currents about devices. This approach should be even more advantageous over conventional methods as device sizes continue to shrink. Moreover, as feature sizes (gate thicknesses in particular) continue to

decrease, the backbias used in the invention will have less effect on the gate threshold voltage (discussed in greater detail below), thereby reducing the need for process adjustments.

Referring to FIG. 1, an NMOS device **10** includes at least one n-channel field effect transistor (FET) **12**, further including a source **14**, a drain **18**, and a gate **16**. The substrate for the device **20** is connected to a negative bias source **22**.

The negative bias source **22** is adapted for applying a steady negative back bias to the substrate at a voltage that mitigates total dose radiation failures. The device operates by mitigating leakage currents about the device, while allowing the device to operate within its operational range, i.e., without changing the threshold voltage of the device to a degree that will cause the device to operate poorly. Typically, this negative bias will be between about −3 V and about −0.5 V, relative to the source. The inventors have recognized that in the current generation of commercial CMOS devices, total dose radiation failures arise in the isolation region, rather than in the gate region.

Without wishing to be bound by theory, the inventors propose that the reason this method works is that the negative bias raises the threshold voltage in the field (isolation) region and therefore tends to shut off radiation-induced parasitic leakage currents. Larger negative biases will make the devices harder against total dose radiation. However, higher biases will also tend to shift the gate threshold voltage for the FETs in the CMOS device. To compensate for this, the device will typically be engineered so that the threshold voltage is within a preferred operational range (typically between about 0.4 V and about 0.6 V for a device operating at 3V) when this back bias is applied. However,

the method will work for other conditions. For example, it is especially effective with even lower thresholds.

The threshold voltage increases with increasing substrate bias, but the exact relationship will depend on the details of the MOSFET construction. For the simple exemplary case of constant substrate doping and abrupt junctions, the formula for the gate threshold voltage shift due to substrate bias is given by:

$$\Delta V = \frac{\sqrt{2\varepsilon q N_a}}{C} \cdot \left(\sqrt{2|\phi| + |V_{sb}|} - \sqrt{2|\phi|} \right)$$

where ε is the dielectric constant of the oxide, q is the charge of an electron, N_a is the doping of the NOMS substrate, ϕ is the surface potential, V_{sb} is the back bias voltage, and C is the capacitance of the gate. See R.S. Muller and T.I. Kamins, *Device Electronics for Integrated Circuits* (2nd ed., Wiley & Sons, NY, 1986), page 437. The capacitance is inversely proportional to the oxide thickness. If this equation is applied also to the field oxide region, one finds that C is much smaller because the field oxide is much thicker than the gate oxide so the threshold shift of the field oxide region (which can be thought of as a parasitic, parallel transistor) is much larger than the threshold shift of the transistor's gate. The inventors propose that this is why this technique works.

The exact relationship between threshold voltages and the substrate bias voltage will depend on the details of the MOSFET construction and may be determined empirically or by simulation. The substrate bias voltage is typically chosen to be the lowest voltage which reduces the leakage

current to acceptable levels over the operating voltage range of the NMOS FET at the specified maximum dose.

The applied negative back bias may be constant (steady) or variable. If steady, the negative back bias typically will be selected to provide protection against the maximum total dose of ionizing radiation against which protection is desired. If variable, the negative back bias will either (a) vary according to some preselected function (e.g., linear) corresponding to the anticipated exposure profile, or (b) vary dynamically as a function of the leakage current or dose as measured by some monitor.

The device **10** operates in a radiation environment. As used herein, a radiation environment is an operational environment where an electronic device is exposed to an average flux of radiation such that it is vulnerable to total dose effects. Radiation environments include (a) earth orbit, (b) altitudes at least 20,000 feet above sea level, (c) industrial, medical, or military environments where there are sufficiently high average fluxes of ionizing radiation that CMOS devices in these environments would be recognized to be at risk of total dose radiation effects.

Having described the invention, the following examples are given to illustrate specific applications of the invention, including the best mode now known to use and perform the invention. These specific examples are not intended to limit the scope of the invention described in this application.

For examples 1, 2, and 3, the transistors were fabricated at American Microsystems, Inc. in Pocatello, Idaho on process line C3, a commerical process line that used p-type silicon wafers to produce 3.3 V, 0.35 μm feature size bulk CMOS devices. The production process used local

oxidation of silicon (LOCOS) isolation, and had no special steps introduced to improve radiation tolerance. The transistors that were used had a channel length of 0.35μm and a channel width of 20 μm. The gate oxide thickness was 70 Å and the field oxide thickness was 3500 Å.

Example 1:

FIG. 2 plots drain currents versus gate voltages of such a device. The device was measured without radiation exposure, and its I_d v. V_g curve was plotted (trace (a)). The device was exposed to the equivalent of 50 krad(Si) of ^{60}Co γ rays. The I_d v. V_g curve was plotted again, at applied substrate back biases of −1.0 V (trace (b)), −0.4 V (trace (c)), and 0.0 V (trace (d)).

Example 2:

FIG. 3 likewise plots drain currents versus gate voltages of a similar device. The device was measured without radiation exposure, and its I_d v. V_g curve was plotted (points). The device was exposed to an equivalent of 100 krad (Si) of ^{60}Co γ rays while the n-channel transistor was in the "on" state (3.3 V on the gate relative to the source, drain, and substrate). This represents a worst-case bias condition from a total-dose standpoint. The I_d v. V_g curve was measured again, at applied substrate back biases V_b of −3.3, −2.0, and −1.6 V, as indicated in FIG. 3. The post-irradiation curves show that parasitic leakage currents are very severe with no applied backbias, but are increasingly suppressed with increasing backbias.

This example demonstrates the ability of the invention to protect CMOS devices against a dose of at least 100 krad (Si).

Example 3:

FIG. 4 likewise plots drain currents versus gate voltages of the device in FIG. 2. This figure shows results obtained while backbias is continuously applied during irradiation, as is envisioned for most applications. During irradiation (50 krad (Si)), 3.3 V was applied to the gate relative to the source and drain. In addition, a −2.0 V backbias was applied to the substrate relative to the source and drain. As indicated, the dots represent the pre-irradiation curve, with applied backbias. The two solid traces show the post-irradiation I_d v. V_g behavior, with backbias maintained (labelled $V_b = -2$), and after backbias was removed (labelled $V_b = 0$ V).

One sees that the pre- and post-irradiation I_d v. V_g curves are virtually identical, as long as backbias is maintained on the transistor. When the backbias was removed, however, substantial radiation-induced leakage currents were present. This demonstrates that the invention operates to mitigate (or even eliminate) total dose effects of at least 50 krad (Si) by applying a steady negative back bias. This demonstrates that application of back-bias during irradiation does not significantly accelerate the damage due to the radiation while still mitigating the leakage current which is a symptom of that damage.

Example 4:

As noted above, application of a negative back bias will shift the threshold voltage for n-channel FETs, which degrades performance. Allowances may be made for this phenomenon in circuit manufacture, however. For this example, the transistors were again fabricated at American Microsystems, Inc. These transistors, however, were made to have a threshold voltage of +0.30 V

on the application of a −2V back bias. Without this back bias, the threshold voltage was about +0.08 V.

Irradiation (200 krad (Si)) was done with the transistor in the "off" state, and with −2V back bias.

FIG. 5 plots drain currents versus gate voltages of this device. One sees that after irradiation, the pre- and post-irradiation curves are identical, so long as the −2V back bias is applied. This demonstrates that the invention works with n-channel devices that are made to have reduced gate threshold voltage via process adjustments.

Obviously, many modifications and variations of the present invention are possible in light of the above teachings. Specifically, the invention should be applicable to isolation processes besides LOCOS, such as shallow trench isolation, for example. In addition, it should be applicable to further improve radiation resistance and simplify processing of devices to circuits that are already radiation hardened. It is therefore to be understood that, within the scope of the appended claims, the invention may be practiced otherwise than as specifically described.

CLAIMS

What is claimed is:

1. A CMOS or NMOS device having one or more n-channel FETs disposed on a substrate, the device being resistant to total dose radiation failures, the device further comprising a negative voltage source, for applying a steady negative back bias to said substrate to mitigate leakage currents in said device, thereby mitigating total dose radiation effects.

2. The device of claim 1, wherein said back bias is less than the breakdown voltage of drain-substrate and source-substrate junctions, and greater than zero.

3. The device of claim 1, wherein said back bias is between about -5 V and about -0.1 V.

4. The device of claim 1, wherein said back bias is between about -3 V and about -1 V.

5. The device of claim 1, wherein said CMOS device is engineered to have a threshold voltage within a selected operating range while said steady negative voltage is applied.

6. The device of claim 5, wherein said operating range is between 0 V and 0.8 V.

7. A method for operating a CMOS or NMOS device to resist total dose radiation effects, said CMOS device having one or more n-channel FETs disposed on a substrate, comprising the steps:

selecting a maximum ionizing radiation dose for operation of said CMOS or NMOS device; and

determining and applying a negative back bias to said substrate of said CMOS or NMOS device, wherein said negative back bias is sufficient to essentially eliminate leakage currents in a field region of said CMOS or NMOS device, thereby providing hardness against said maximum ionizing radiation dose.

8. The method of claim 7, wherein said negative back bias is a steady negative back bias.

9. The method of claim 7, wherein said negative back bias is a variable negative back bias.

10. The method of claim 7, wherein said CMOS or NMOS device is engineered to have a threshold voltage within a selected operating range while said steady negative voltage is applied.

11. The method of claim 10, wherein said operating range is between 0 V and 0.8 V.

ABSTRACT OF THE DSICLOSURE

A CMOS or NMOS device has one or more n-channel FETs disposed on a substrate, the device being resistant to total dose radiation failures, the device further including a negative voltage source, for applying a steady negative back bias to the substrate of the n-channel FETs to mitigate leakage currents in the device, thereby mitigating total dose radiation effects. A method for operating a CMOS or NMOS device to resist total dose radiation failures, the device having one or more n-channel FETs disposed on a substrate, has the steps: (a) disposing the CMOS or NMOS device in a radiation environment, the radiation environment delivering a dose on the order of tens or hundreds of krad (Si) over the period of use of the CMOS device; and (b) applying a negative back bias to the substrate of the NMOS FETs, at a voltage for mitigating leakage currents about the n-channel FETs.



FIG. 1



FIG. 2.



FIG. 3



FIG. 4

Vg = 3.3 while irradiating

ULPO fig 2a (PPT)
chip 3 as Vb00
A550223



$V_b = -2$
$V_g = 0$ during irrad.

FIG 5

FILING DECLARATION
AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that: My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first, and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: CMOS DEVICES HARDENED AGAINST TOTAL DOSE RADIATION EFFECTS, the specification of which is attached hereto.
I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).
I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign applications for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Filing Date	Priority (Yes/No)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States applications listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

U.S. Appl. Serial No.	U.S. Filing Date	Status (patented/pending/abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys/and/or agent/s/ to prosecute this application and transact all business in the Patent and Trademark Office connected therewith, and hereby certify that the Government of the United States has the irrevocable right to prosecute this application:
Barry A. Edelberg, Reg. No. 31,012 and John Karasek, Reg. No. 36,182.

SEND CORRESPONDENCE TO:
Associate Counsel (Patents), Code 1008.2
Naval Research Laboratory
Washington, D.C. 20375-5000

DIRECT TELEPHONE CALLS TO:
John Karasek
Reg. No. 36,182
(202) 404-1552

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF JOINT INVENTOR 1: GEOFFERY SUMMERS

INVENTOR'S SIGNATURE: _____ DATE: _____

RESIDENCE: HIGHLAND, MARYLAND
CITIZENSHIP: US
POST OFFICE ADDRESS: 6531 RIVER CLYDE DRIVE, HIGHLAND. MD 20777

FULL NAME OF JOINT INVENTOR 2: MICHAEL XAPSOS

INVENTOR'S SIGNATURE: Michael Xapsos DATE: 7/12/00

RESIDENCE: ALEXANDRIA, VA
CITIZENSHIP: US
POST OFFICE ADDRESS: 6510 KELSEY POINT CIRCLE, ALEXANDRIA, VA 22315-5509

FULL NAME OF JOINT INVENTOR 3: ERIC JACKSON

INVENTOR'S SIGNATURE: Eric M. Jackson DATE: 7/12/2000

RESIDENCE: BOWIE, MD
CITIZENSHIP: US
POST OFFICE ADDRESS: 15726 POINTER RIDGE ROAD, BOWIE MD 20716

Navy Case No.79,812

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:
Summers et al.
For: CMOS DEVICES HARDENED AGAINST TOTAL DOSE RADIATION

NOTICE OF FILING WITHOUT OATH OR DECLARATION BY APPLICANT

Honorable Commissioner of Patents and Trademarks
Washington, D.C. 20231

Sir:

Please take notice that this application is being filed pursuant to 37 C.F.R. 153(d) without the oath or declaration of the Applicant. This is being done to secure an early filing date.

Upon the Notice from the Patent Office required by 1.53(d), Applicant will file the required oath or declaration, and pay the surcharge as set forth in 37 C.F.R. 1.16(e). Kindly charge any additional fees due, or credit overpayment of fees, to Deposit Account No. 04-0814.

Respectfully submitted,

BARRY A. EDELBERG
Reg. No. 31,012

Prepared by:
John J. Karasek
Reg. No. 36,182
(202) 404-1552